

2

EUROPEAN PATENT APPLICATION

21 Application number: 88311138.7

51 Int. Cl.4: G06F 15/16

22 Date of filing: 24.11.88

30 Priority: 22.12.87 US 136701

43 Date of publication of application:
28.06.89 Bulletin 89/26

94 Designated Contracting States:
AT BE CH DE ES FR GB GR IT LI LU NL SE

71 Applicant: KENDALL SQUARE RESEARCH
 CORPORATION
 One Kendall Square
 Cambridge Massachusetts 02139(US)

72 Inventor: Frank, Steven J.
 6 Tiffany Trail
 Hopkinton Massachusetts 01748(US)
 Inventor: Burkhardt Henry III
 7 Gales Point
 Manchester Massachusetts 01944(US)
 Inventor: Weber, Frederick D.
 28 Hurlbut Street
 Cambridge Massachusetts 02138(US)

74 Representative: Hughes, Brian Patrick et al
 Graham Watt & Co. Riverhead
 Sevenoaks, Kent TN13 2BN(GB)

54 Interconnect system for multiprocessor structure.

57 An improved digital data processing apparatus has a plurality of processing cells, at least one of which includes a central processing unit (2), an associated memory element (2), and a cell interconnect element (12). The processing cells are coupled in a ring configuration on a bus which includes a shift register element having a set of digital storage and transfer stages connected in series. These stages sequentially store and transfer digital signals applied to the bus. The cell interconnect element is arranged for sending digital signals on the bus by way of the shift register.




FIG. 1

EP 0 322 116 A2

PUB-NO: EP000322116A2

DOCUMENT-IDENTIFIER: EP 322116 A2

TITLE: Interconnect system for multiprocessor structure.

----- KWIC -----

Abstract Text - FPAR (1):

CHG DATE=19990617 STATUS=O> An improved digital data processing apparatus has a plurality of processing cells, at least one of which includes a central processing unit (2), an associated memory element (2), and a cell interconnect element (12). The processing cells are coupled in a **ring** configuration on a bus which includes a **shift register** element having a set of digital storage and transfer stages connected in **series**. These stages sequentially store and transfer digital signals applied to the bus. The cell interconnect element is arranged for sending digital signals on the bus by way of the shift register.

Application Date - APD (1):

19881124